aboutsummaryrefslogtreecommitdiffstats
path: root/chinese/ports
diff options
context:
space:
mode:
authorarchitW <archit2x3@hotmail.com>2019-12-30 21:05:53 +0530
committerAlban Vidal <zordhak@debian.org>2020-01-02 18:56:50 +0100
commit9c2d7ccd8a918600f491847183ae57109b0bd9ab (patch)
tree1158c07f806ea098dd2337117f61edee22977533 /chinese/ports
parentbdd691399182ea5bd043995e363a8f7d5f2121c0 (diff)
Updated riscv.org link to https
Diffstat (limited to 'chinese/ports')
-rw-r--r--chinese/ports/index.wml2
1 files changed, 1 insertions, 1 deletions
diff --git a/chinese/ports/index.wml b/chinese/ports/index.wml
index e1562df1f79..fb3120d835d 100644
--- a/chinese/ports/index.wml
+++ b/chinese/ports/index.wml
@@ -288,7 +288,7 @@ Apple Macintosh PowerMac 机型,以及 CHRP 和 PReP 开放\
<tr>
<td><a href="https://wiki.debian.org/RISC-V">riscv64</a></td>
<td>RISC-V(64 位小端序)</td>
-<td>到 <a href="http://riscv.org/">RISC-V</a>(64 位小端序)的移植,\
+<td>到 <a href="https://riscv.org/">RISC-V</a>(64 位小端序)的移植,\
这是一个自由和开放的指令集架构。</td>
<td>进行中</td>
</tr>

© 2014-2024 Faster IT GmbH | imprint | privacy policy